5G mm-wave Band pHEMT VCO with Ultralow PN

A R T I C L E I N F O A B S T R A C T Article history: Received: 21 May, 2020 Accepted: 07 June, 2020 Online: 20 June, 2020 Oscillator phase noise (PN) has a strong impact on the spectral purity of the RF signal in wireless systems and is, therefore, a main challenge when designing a local oscillator. In this paper, we propose a new approach for designing a low PN oscillator based on the Time-Invariant Linear Model of phase noise. It leads on voltage-controlled oscillator (VCO) simulated good performances: a low phase noise (PN) near -123.2 dBc/Hz@1MHz offset from the carrier, an output power of 3.26 dBm, and an output signal frequency ranging from 27.98 GHz to 29.67 GHz. Low power-consumption (51mW) and small size (0.237 mm) benefit from MMIC UMS foundry (United Monolithic Semiconductors) and 0.15 μm-pHEMT GaAs technology.


Introduction
The development of fifth-generation mobile networks (5G) is currently of great interest for telecommunication firms. This new generation will be the gateway to self-driving cars, virtual and augmented reality, Internet of Things, and other future technologies [1], therefore, it requires large contiguous blocks of spectrum.
The microwave frequency spectrum has become fully occupied with time. Therefore, in order to fulfill the explosive increase in broadband transmission requirements, new frequency allocation is needed for 5G applications. This new generation of mobile communications should allow download speeds up to 10Gbit/s, with a latency less than 1ms [2]. Fortunately, there are large frequency bands in the mmWave range that are not devoted to any other application [3]. Delegates [4].
In order to transpose the IF (Intermediate Frequency) signal to RF (Radio Frequency), or vice versa, wireless communication systems (Figure 1) require one or more local oscillators (LO). Thus, the local oscillator has strong impact on the spectral purity of the transmitted or received signal. Therefore, the design of LO with high purity is a major challenge. Many researchers have addressed the issue of phase noise in oscillators and have suggested several solutions to overcome this limitation [5][6][7], however, the impact of the proposed methods remains very limited, in term of phase noise performance, and does not meet the requirements of the new generation 5G.
In reference [5], the authors proposed an innovating architecture using two coupled VCOs and exhibiting -121.4 dBc/Hz @1MHz frequency offset Phase Noise for a chip area of 1.55 mm 2 . In reference [6] a phase noise varying from -100 to -96 dBc/Hz@100kHz has been achieved, while the VCO core equals to 1 mm 2 . And finally, the authors of reference [7] presented an architecture composed of four Colpitts VCOs and three millimeterwave selectors, the phase noise varies from -100.7 dBc/Hz to -95.3 @ 1 MHz offset, while the chip size exceeds 3.7 mm 2 . In this paper, we propose a new approach for designing a low PN oscillator presented previously in reference [8]. It is based on the Time-Invariant Linear Model (TILM) of PN [6,8], and applied to design a MM-wave band VCO. Simulations show that the proposed architecture exhibits an extremely low phase noise level associated to a small size, compared to the ones published recently in the literature. This paper is organized as follows. In section 2, we introduce the device technology. In section 3, a phase noise analysis is presented in order to extract an electrical model. The fourth section is dedicated to the proposed VCO architecture, while the fifth section presents the simulation results. Then we conclude.

GaAs pHEMT technology: PH15 UMS process
In last years, the development of III-V semiconductor materials for microwave devices has been sustained. Among these III-V semiconductors, gallium arsenide (GaAs) is the precursor, with better electronic and physical properties than silicon such as a higher electron mobility. GaAs Pseudomorphic High Electron Mobility Transistors (pHEMT) ( Figure 2) are currently base of MMIC (Monolithic microwave integrated circuit) circuits thanks to mature technologies. Due to the development of these transistors, local oscillators [9], power amplifiers [10,11], mixers [12], and frequency multipliers [13] have shown improved performances. The 5G mm-wave VCO circuit, presented in this paper, is designed using the commercial UMS foundry (PH15 process). PH15 technology is based on a classical pseudomorphic AlGaAs/InGaAs/GaAs HEMT structure shown in Figure 2. This 5G mm-wave process features typically 110 GHz-fT cut-off frequency, 640mS/mm peak transconductance, 220 mA/mm maximum drain current, -0.7 V pinch-off voltage and beyond 4.5 V gate-drain breakdown voltage. As the gate length is 0.15 µm, we take 30 µm-gate width. The PH15 process includes two metal interconnect layers, TaN resistors of 30 Ω/square, SiN MIM capacitors of 330 pF/mm 2 , airbridge and via holes. Table 1 shows typical datas of the pHEMT transistor [14].

Voltage Controlled Oscillator Phase Noise
In wireless communication systems, a pure sine wave at a single frequency is an ideal case, i.e., a Dirac delta function at a single frequency. However, additive noise from propagation environment and circuits modulates the oscillator, introducing frequency fluctuations. These fluctuations spread the signal power at adjacent frequencies of the carrier frequency resulting in noise sidebands (Figure 3), generally named phase noise since it can be, in the time domain, represented as a random variation of the phase.
Recent wireless communication systems require radio frequency carriers of very high spectral purity. The quality of the VCO becomes a determining factor in the quality of the entire system. It would be very difficult to transmit a signal at very high frequencies and with complex modulations without a very low PN VCO. The up-converted amplitude noise is a critical source to phase noise, but there are other contributors of phase noise in a LO [15], we cite for example: flicker noise, 1/f noise, thermal noise and shot noise. In order to design a LO that combines both low PN and small size, it is mandatory to find the relationship between PN and the circuit parameters. This relationship is given by the equation (1) [6]: where ( 0 , ) is the single sideband phase noise (SSPN) at Δf offset frequency from the carrier f0, k is Boltzmann constant, T is the absolute temperature, C is the resonator capacitance value, Q is the resonator quality factor, F is noise factor and A0 is the output signal amplitude.
From equation 1, PN of the LO is reduced when increasing the quality factor of the resonator circuit, in order to improve the amplitude of the output signal [6] or increasing the value of the capacitance of the circuit. In this work, we focused on a capacitance increase. Therefore, a capacity C1 has been added, in order to enhance the capacitance value of the resonator circuit and thus improve the PN. However, as the oscillation frequency depends on the circuit capacitance, the inductance value L1 must be reduced to keep the oscillation frequency value (figure 5).

Colpitts Architecture
An oscillator (Figure 4) can be modeled by an amplifier to compensate for the energy losses, and a resonator to select the oscillation frequency [13]. The tank circuit of the Colpitts Oscillator contains a capacitive divider (two capacitors in series) and an inductance L1, while the amplifier circuit is composed of transistors with their bias elements. In [16], two varactors Cv1 and Cv2 replace fixed capacitors for purpose of tune the oscillation frequency with Vtune ( figure 5). The simulation results of this VCO Colpitts show a varying oscillation frequency between 26.6 and 28.85 GHz, a PN near -96.07 and -113.07dBc/Hz@100kHz and @1MHz offset frequency respectively, and a fundamental output power of 9 dBm @ Vtune= 6 V. Although the VCO has an acceptable FoM of -172.82dBc/Hz, the PN must be improved to fulfill the 5G requirements.

Low PN VCO Architecture
In order to design a best performing VCO, an innovative architecture is proposed, studied and designed in this work. This circuit is based on the back-to-back structure of the varactors presented in [5] and on the Colpitts structure studied in [13] and [16]. Therefore, we maintained the same active part used in [13] and [16] and a capacity C1 has been added to the resonator circuit in order to enhance the capacitance value of the resonator circuit ( Figure 6).  Figure 7 show the variation of the capacitance of the resonator versus the control voltage Vtune with and without C1. From the two graphs, we can observe that the capacitance value of the circuit is clearly increased. (a)

pHEMT VCO Layout
At mm-wave frequencies, parasitic capacitances and inductances can have a strong impact on the final Voltage Controlled Oscillator circuit performance. For this reason, a number of optimization steps were carried out before the final VCO layout presented in Figure 8.
The GaAs technology is multilayered. The chip dimensions are 0.56 x 0.423 mm 2 , for a surface area of 0.237 mm 2 . We can note that it is an extremely compact circuit compared to the architectures recently published in the literature [7,13,[17][18][19].

Voltage Controlled Oscillator Simulation
The first step when designing an oscillator is to check the convergence of the circuit. Figure 9 shows that at 28 GHz the loop gain is 1.122 and the phase is 0.048 so both oscillation conditions in amplitude and phase are satisfied.
Simulation results on an electrical simulator software, show that the delivered signal is a sine wave ( Figure 10) varying between 27.98 GHz and 29.67 GHz ( Figure 11). Therefore, the tuning range (TR) is 1.69 GHz (about 6% of central frequency). At the frequency 28.97 GHz (Vtune = 2.00 V), phase noise equals to -113.073, -133.078 and -153.07 dBc/Hz @ 100kHz, 1MHz and 10MHz offset frequency respectively ( Figure 12). We can deduce that is an ultra-low PN level. Nevertheless, this architecture has an ultra-low PN only in a small tuning range part (around 28.95 GHz) (Figure 13), outside, the PN level is increased by 15 dB, i.e. the PN increases until it reaches the value -133.3 dBc/Hz @10MHz offset. Anyway, the PN of this architecture remains low compared to the other architectures recently published.
The fundamental output power is 3.26 dBm, on the other hand, at the first and second harmonics, it is equals to -18.8 dBm -14.2 dBm, respectively. Thus, the first and second harmonic rejections are 22.05 dB and 17.45 dB respectively ( Figure 14). The DC power consumption is about 51 mW.   Table 2 presents the performance of the designed LO architecture compared to other architectures recently published in the literature. The PN of our architecture is 21.2 dB lower than the architecture proposed in [17] and beyond 22.5 dB, 22.1 dB and 14 dB lower than the architecture designed in [7], [13] and [18] respectively. Our VCO also has a relatively a wide tuning frequency range of about 1.67 GHz and a high fundamental output power of 3.26 dBm. The circuit consumption is quite low, less than half the DC power consumed by the VCO circuits studied in [7] and [19]. Finally, our LO has a good FoM of -195.3 dBc/Hz and is very small chip size compared to other architectures [7,[17][18][19].   Where ( 0 , ) is the PN @ offset from the 0 and is the DC power consumption of the circuit in mW.

Conclusion
A new design approach for a low PN VCO is proposed, studied, and validated in this paper. This approach has enabled the design of a LO for the 5G mm-Wave band of low PN of -123.2 dBc/Hz @1MHz offset frequency from carrier, with a TR of 1.69 GHz, a fundamental output power of about 3.26 dBm associated to low DC power consumption.